

## FIG. 1 PRIOR ART



## FIG. 2 PRIOR ART






FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9 Vdd 72 90 3rdFET 1stFET 2ndFET Pout POWER Pin TRANSMISSION FILTER DETECTOR Vg1 Vg2 Vg3 BIAS CONTROL CIRCUIT **80** 74 RECEIVER CIRCUIT APC CIRCUIT 10 Vapc SRI VPL POWER CONTROL SIGNAL <sub>6</sub>81 83 A/D D/A 84 82 CONTROL LOGIC CONTROL LOGIC (A) SPI

